



500V N-Channel MOSFET GENERAL DESCRIPTION

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

V_{DSS}	$R_{DS(ON)}$	I_D
500V	0.48 Ω	13A



Features

- 13A, 500V, $R_{DS(on)} = 0.48\Omega$ @ $V_{GS} = 10V$
- Low gate charge (typical 45nC)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

Ordering Information

PART NUMBER	PACKAGE	BRAND
13N50	TO-220	0GFD

Absolute Maximum Ratings

TC = 25°C unless otherwise noted

Symbol	Parameter	13N50	13N50F	Units
V _{DSS}	Drain-Source Voltage	500		V
I _D	Drain Current - Continuous (TC = 25°C) - Continuous (TC = 100°C)	13	13	A
		8.0	8.0	A
I _{DM}	Drain Current- Pulsed (Note 1)	52	52	A
V _{GSS}	Gate-Source Voltage	± 30		V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	860		mJ
E _{AR}	Repetitive Avalanche Energy (Note 1)	19.5		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5		V/ns
P _D	Power Dissipation (TC = 25°C)	195	48	W
	Derate above 25°C	1.56	0.39	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150		°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300		°C

Thermal Characteristics

Symbol	Parameter	13N50	13N50F	Units
R _{θJC}	Thermal Resistance, Junction-to-Case	0.64	2.58	°C/W
R _{θCS}	Thermal Resistance, Case-to-Sink Typ.	0.5	--	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

Electrical Characteristics

TC = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	500	--	--	V
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	--	0.6	--	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500 V, V _{GS} = 0 V	--	--	1	μA
		V _{DS} = 400 V, T _C = 125°C	--	--	10	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V	--	--	100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V	--	--	-100	nA

On Characteristics

V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	2.0	--	4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 6.5 A	--	0.40	0.48	Ω

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz	--	1600	--	pF
C _{oss}	Output Capacitance		--	200	--	pF
C _{rss}	Reverse Transfer Capacitance		--	20	--	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 250\text{ V}$, $I_D = 13.0\text{ A}$, $R_G = 25\ \Omega$ (Note 4, 5)	--	25	--	ns
t_r	Turn-On Rise Time		--	100	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	130	--	ns
t_f	Turn-Off Fall Time		--	100	--	ns
Q_g	Total Gate Charge	$V_{DS} = 400\text{ V}$, $I_D = 13.0\text{ A}$, $V_{GS} = 10\text{ V}$ (Note 4, 5)	--	45	--	nC
Q_{gs}	Gate-Source Charge		--	8	--	nC
Q_{gd}	Gate-Drain Charge		--	19	--	nC

Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	13.0	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	52.0	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_S = 13.0\text{ A}$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{ V}$, $I_S = 13.0\text{ A}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$ (Note 4)	--	410	--	ns
Q_{rr}	Reverse Recovery Charge		--	4.5	--	μC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 6\text{ mH}$, $I_{AS} = 13.0\text{ A}$, $V_{DD} = 50\text{ V}$, $R_G = 25\ \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 13.0\text{ A}$, $dI/dt \leq 200\text{ A}/\mu\text{s}$, $V_{DD} \leq BVDSS$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area for 13N50




Figure 9-2. Maximum Safe Operating Area for 13N50F




Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for 13N50






Figure 11-2. Transient Thermal Response Curve for 13N50F

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Diagram illustrating a voltage divider circuit for a DUT (Device Under Test).

The circuit consists of the following components and connections:

- DUT (Device Under Test):** Represented by a MOSFET symbol with a circle around it. The gate is connected to the driver circuit. The source is connected to ground. The drain is connected to the load inductor L .
- Driver:** A MOSFET (labeled "Same Type as DUT") with a gate resistor R_G . The gate is connected to a square wave pulse V_{GS} . The drain is connected to the DUT's gate.
- Load:** An inductor L connected between the DUT's drain and the DC supply V_{DD} .
- Supply:** A DC voltage source V_{DD} connected to the load inductor.
- Measurements:** The current through the inductor is labeled I_{SD} . The voltage across the DUT is labeled V_{DS} .

Key characteristics of the circuit:

- dv/dt is controlled by R_G .
- I_{SD} is controlled by pulse period.

